Barco BA131 Supplementary Manual

Download Supplementary manual of Barco BA131 Other for Free or View it Online on All-Guides.com.

Brand: Barco

Category: Other

Type: Supplementary manual for Barco BA131

Pages: 5 (0.05 Mb)

Download Barco BA131 Supplementary manual

Barco BA131 Supplementary manual - Page 1
1
Barco BA131 Supplementary manual - Page 2
2
Barco BA131 Supplementary manual - Page 3
3
Barco BA131 Supplementary manual - Page 4
4
Barco BA131 Supplementary manual - Page 5
5
Barco-Silex
Rue du Bosquet 7
B-1348 Louvain-La-Neuve
www.barcodesignservices.com
Version: 1.0
MPEG-4 Simple Profile Encoder
BA131MPEG4E Factsheet
Features
Compliant with ISO/IEC 14496-2: Information technology – Coding of audio-visual objects –
Part 2: Visual
Support for Simple Profile with resolution user definable up to 4CIF (incl. levels L1 to L5)
Real-time 4CIF encoding at 30 frames per second
Support for I-VOP and P-VOP, with configurable interval between successive I-VOPs
Advanced motion estimation (directional search), with automatic Intra macroblock detection
+15/-16 motion search window
Half-pixel motion precision
Single motion vector per macroblock
Power savings mechanisms
AC/DC coefficient prediction
Constant Bit Rate option available through Microblaze or Nios code with advanced bit rate
regulation algorithm, using statistical information available from the motion estimation engine
Easy synchronous pixel and stream interfaces
Easy control and status interface through simple CPU interface
Off-chip reference frame store, with easy memory interface pluggable to any custom memory
controller (SRAM or SDRAM for instance)
Minimized off-chip data bandwidth
Full header processing
Optional support for multiple simultaneous streams encoding
Optimized for Stratix, StratixII, CycloneII, Virtex2, Virtex2PRO, Spartan3, Spartan3E and
Virtex4 FPGA’s
Texture
Coding
Texture
Update
Huffman
Encoding
Frame Buffer
YCbCr
macrobloc
k
MPEG-4
stream
CPU Interface
Motion
Compen-
sation
Rate
Allocator
Motion
Estimation
(bypassed for
I-VOP’s)
Bitstream
Packetization
Memory cache
Input
controller
Memory Interface
Figure 1: Block diagram